# LD commands

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| Instruction | Sub instruction | Register to write to (See Table 3) | Register to read from  (see table 4) | Not Used | Const/ram address as byte |
| 000 | 000 | 0000 | 000 | --- | 00000000 |

Table 1

LD: instruction mapping

|  |  |
| --- | --- |
| **Assembly** | **Binary** |
| LD A B | 000 000 |
| LD A RAM | 000 001 |
| LD RAM A | 000 010 |
| LD A CONST | 000 011 |
| CLR | 000 100 |

Table 2

Register to write to

NB this controls EW lines and MUX 3.1

|  |  |
| --- | --- |
| **Assembly** | **Binary** |
| Write A | 1000 |
| Write B | 0100 |
| Write C | 0010 |
| Write D | 0001 |
| Write A and C | 1010 |

Table 3

Register to read from

NB binary is encoding to set mux 1 and 2

|  |  |
| --- | --- |
| **Assembly** | **Binary** |
| Read From A | 010 |
| Read From B | 001 |
| Read From C | 011 |
| Read From D | 100 |

Table 4

# Addition Operations

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| Instruction | Sub instruction | Register to write to (See Table 3) | Register 1 to read from  (see table 4) | Register 2 to read from  (see table 4) | Const as byte |
| 001 | 000 | 0000 | 000 | 000 | 00000000 |

Table 5

Addition: instruction mapping

|  |  |
| --- | --- |
| **Assembly** | **Binary** |
| ADD A B C | 001 000 |
| ADD A B Const | 001 001 |
| SUB A B C | 001 010 |
| SUB A B Const | 001 011 |
| LSH A B | 001 100 |
| RSH A B | 001 101 |

Table 6

# Logical operations

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| Instruction | Sub instruction | Register to write to (See Table 3) | Register 1 to read from  (see table 4) | Register 2 to read from  (see table 4) | Const as byte |
| 010 | 000 | 0000 | 000 | 000 | 00000000 |

Table 7

Logical operations: instruction mapping

|  |  |
| --- | --- |
| **Assembly** | **Binary** |
| AND A B C | 010 000 |
| AND A B Const | 010 001 |
| OR A B C | 010 010 |
| OR A B Const | 010 100 |
| NOT A B C | 010 101 |
| NOT A B Const | 010 110 |

Table 8

# Logical Comparison Operations

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| Instruction | Sub instruction | Register to write to (See Table 3) | Register 1 to read from  (see table 4) | Register 2 to read from  (see table 4) | Const as byte |
| 011 | 000 | 0000 | 000 | 000 | 00000000 |

Table 9

Logical comparisons: instruction mapping

NB these store result as 1 or zero in specified register

|  |  |
| --- | --- |
| **Assembly** | **Binary** |
| GR A B C | 011 000 |
| GR A B Const | 011 001 |
| GEQ A B C | 011 010 |
| GEQ A B Const | 011 100 |
| EQ A B | 011 101 |
| EQ A Const | 011 110 |

Table 10

# Misc Operations

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| Name | Instruction | Sub instruction | Not used | Not used | Not used | Const as byte |
| PCU | 100 | 000 | ---- | ---- | ---- | 00000000 |
| PCL | 100 | 001 | ---- | ---- | ---- | 00000000 |
| LDI | 100 | 010 | ---- | ---- | ---- | -------- |

Table 11

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| Name | Instruction | Sub instruction | Not used | Register 1 to read from  (see table 4) | Not used | Const as byte |
| JZ | 100 | 011 | ---- | 000 | --- | 00000000 |

Table 12

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| Name | Instruction | Sub instruction | Not used | Not used | Not used | Not used |
| NOP | 100 | 100 | ---- | --- | --- | -------- |

Table 13

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| Name | Instruction | Sub instruction | Not used | Const as 6 bits | Const as byte |
| OCL | 100 | 101 | ------ | 000000 | 00000000 |

Table 14